Networks-on-Chip Interfacing: NoC-based Systems Networking and Inter-NoC Communication
نویسندگان
چکیده
منابع مشابه
Injection Level Flow Control for Networks-on-Chip (NoC)
It is observed that NoC may saturate at certain rate of injecting packets, causing significant network performance degradation. The source node therefore should be notified about the network traffic condition to control its rate of injecting packets into the network accordingly. In this paper, we present a novel flow control strategy suitable for any routing algorithm by exploring the congestio...
متن کاملAn Innovational Intermittent Algorithm in Networks-On-Chip (NOC)
Every day human life experiences new equipments more automatic and with more abilities. So the need for faster processors doesn’t seem to finish. Despite new architectures and higher frequencies, a single processor is not adequate for many applications. Parallel processing and networks are previous solutions for this problem. The new solution to put a network of resources on a chip is called NO...
متن کاملScalable NoC Architectures: Efficient and Low Energy Consumption Chip Communication
Energy has been the primary reason for shifting from traditional single-core processors to current multicore processors. Such multicore designs require an interconnection network to communicate cores among themselves and with memory. As the number of cores per chip increases, the energy consumption of these Networks-on-Chip (NoC) has become comparable to that of the cores computation, to the po...
متن کاملDemand Based Routing in Network-on-Chip(NoC)
In this paper, we present new routing technique called “Demand based routing” for mesh Networkon-Chip(NoC) which improves throughput in terms of tasks. We are proposing this because usually different nodes/tiles on NoC perform different tasks which intern may depend themselves. Various existing routing algorithms for Networkon-Chip(NoC) are improving throughput in terms of packets, global delay...
متن کاملUnified reliability estimation and management of NoC based chip multiprocessors
We present a new architecture level unified reliability evaluation methodology for chip multiprocessors (CMPs). The proposed reliability estimation (REST) is based on a Monte Carlo algorithm. What distinguishes REST from the previous work is that both the computational and communication components are considered in a unified manner to compute the reliability of the CMP. We utilize REST tool to ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computing and Digital Systemss
سال: 2017
ISSN: 2210-142X
DOI: 10.12785/ijcds/060501